FAIRCHILD
SEMICONDUCTOR™

April 1988
Revised March 1999

74F583
4-Bit BCD Adder

General Description

The 'F583 high-speed 4-bit, BCD full adder with internal carry lookahead accepts two 4-bit decimal numbers (A_0–A_3, B_0–B_3) and a Carry Input (C_n). It generates the decimal sum outputs (S_0–S_3), and a Carry Output (C_{n+4}) if the sum is greater than 9. The 'F583 is the functional equivalent of the 82S83.

## Features

■ Adds two decimal numbers
■ Full internal lookahead
■ Fast ripple carry for economical expansion
■ Sum output delay time 16.5 ns max
■ Ripple carry delay time 8.5 ns max
■ Input to ripple delay time 14.0 ns max
■ Supply current 60 mA max

Ordering Code:

Order Number	Package Number	Package Description
74F583SC	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F583PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Logic Symbols

IEEE/IEC

Connection Diagram

Unit Loading/Fan Out

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
A_0–A_3	A Operand Inputs	1.0/2.0	20 µA/−1.2 mA
B_0–B_3	B Operand Inputs	1.0/2.0	20 µA/−1.2 mA
C_n	Carry Input	1.0/1.0	20 µA/−0.6 mA
S_0–S_3	Sum Outputs	50/33.3	−1 mA/20 mA
C_{n+4}	Carry Output	50/33.3	−1 mA/20 mA

DS009570.prf

Functional Description

The 'F583 4-bit binary coded (BCD) full adder performs the addition of two decimal numbers (A_0–A_3, B_0–B_3). The lookahead generates the BCD carry terms internally, allowing the 'F583 to then do BCD addition correctly. For BCD numbers 0 through 9 at A and B inputs, the BCD sum forms at the output. In the addition of two BCD numbers totalling a number greater than 9, a valid BCD number and a carry will result.

For input values larger than 9, the number is converted from binary to BCD. Binary to BCD conversion occurs by grounding one set of inputs, A_n or B_n, and applying any 4-bit binary number to the other set of inputs. If the input is between 0 and 9, a BCD number occurs at the output. If the binary input falls between 10 and 15, a carry term is generated. Both the carry term and the sum are the BCD equivalent of the binary input. Converting binary numbers greater than 16 may be achieved through cascading 'F583s.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
Plastic	−55°C to +150°C
V_{CC} Pin Potential to	
Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Commercial	0°C to +70°C
Supply Voltage	
Commercial	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		74F		Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I_{IN} = −18 mA
V_{OH}	Output HIGH 74F 10% V_{CC}	2.5			V	Min	I_{OH} = −1 mA
	Voltage 74F 5% V_{CC}	2.7					I_{OH} = −1 mA
V_{OL}	Output LOW 74F 10% V_{CC} Voltage			0.5	V	Min	I_{OL} = 20 mA
I_{IH}	Input HIGH Current			20	μA	Max	V_{IN} = 2.7V
I_{BVI}	Input HIGH Current Breakdown Test			100	μA	Max	V_{IN} = 7.0V
I_{IL}	Input LOW Current			−0.6	mA	Max	V_{IN} = 0.5V (C_n)
				−1.2			V_{IN} = 0.5V (A_n, B_n)
I_{OS}	Output Short-Circuit Current	−60		−150	mA	Max	V_{OUT} = 0V
I_{CEX}	Output HIGH Leakage Current			250	μA	Max	$V_{OUT} = V_{CC}$
I_{CCL}	Power Supply Current		40	60	mA	Max	V_O = LOW

AC Electrical Characteristics

Symbol	Parameter	74F T_A = +25°C V_{CC} = +5.0V C_L = 50 pF			74F T_A, V_{CC} = Com C_L = 50 pF		Units
		Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	2.5	13.0	16.5	2.5	17.5	ns
t_{PHL}	A_n or B_n to S_n	2.5	11.0	14.0	2.5	15.0	
t_{PLH}	Propagation Delay	2.5	6.5	8.5	2.5	9.5	ns
t_{PHL}	C_n to C_{n+4}	2.5	5.0	6.5	2.5	7.5	
t_{PLH}	Propagation Delay	4.0	11.0	14.0	4.0	15.0	ns
t_{PHL}	A_n or B_n to C_{n+4}	4.0	8.0	10.5	4.0	11.5	

Physical Dimensions inches (millimeters) unless otherwise noted

-B-

0.3977-0.4133
10.10-10.50

16 15 14 13 12 11 10 9

LEAD NO 1
IDENTIFICATION

0.2914-0.2992
7.4-7.6
-C-

0.3940-0.4190
10.00-10.65

1 2 3 4 5 6 7 8

0.050
1.27

0.0138-0.0200
0.350-0.508 TYP

⊕ | 0.010
0.25 Ⓜ | A | C Ⓢ | B

0.0926-0.1043
2.35-2.65

0.0040-0.0118
0.1-0.3

SEATING
PLANE

0.014
0.35

-A-

45° X 0.010-0.029
0.25-0.75

0.0091-0.0125
0.23-0.32 TYP ALL LEADS

▱ | 0.004
0.1
ALL LEAD TIPS

0.0160-0.0500
0.40-1.27 TYP ALL LEADS

B MAX TYP
ALL LEADS

M16B (REV F)

16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M16B

0.740 - 0.780
(18.80 - 19.81)

0.090
(2.286)

16 15 14 13 12 11 10 9

PIN NO. 1
IDENT

1 2 3 4 5 6 7 8

OPTION 01

0.250 ± 0.010
(6.350 ± 0.254)

INDEX
AREA

16 15

PIN NO. 1
IDENT

1 2

OPTION 02

0.130 ± 0.005
(3.302 ± 0.127)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.145 - 0.200
(3.683 - 5.080)

0.020
(0.508) MIN

0.125 - 0.150
(3.175 - 3.810)

0.014 - 0.023
(0.356 - 0.584)
TYP

0.050 ± 0.010
(1.270 ± 0.254)
TYP

90° ± 4° TYP

0.030 ± 0.015
(0.762 ± 0.381)

0.100 ± 0.010
(2.540 ± 0.254)
TYP

0.065
(1.651)

0.300 - 0.320
(7.620 - 8.128)

95° ± 5°

0.280
(7.112)
MIN

0.008 - 0.016
(0.203 - 0.406) TYP

(0.325 +0.040 -0.015)

(8.255 +1.016 -0.381)

N16E (REV F)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

LIFE SUPPORT POLICY

www.fairchildsemi.com